Lorentz Chaotic System key generation with Low Area FPGA Implementation using Present Security Algorithm
Crossref DOI link: https://doi.org/10.35940/ijrte.B2326.078219
Published Online: 2019-07-30
Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy
,
Parikibandla, Srikanth
Alluri, Dr. Sreenivas