Design of Low-Power and High-Frequency PLL Using Programmable Frequency Divider for Wireless Communication
Crossref DOI link: https://doi.org/10.1007/978-981-13-1906-8_63
Published Online: 2018-11-03
Published Print: 2019
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Anchula, Sathish
Nirlakalla, Ravi
Mallepalle, Divyasree
Talari, Jayachandra Prasad
Text and Data Mining valid from 2018-11-03