Design of Low-Power 10T Full Adder Circuit using DG—MOSFET at 180 nm Technology
Crossref DOI link: https://doi.org/10.1007/978-981-19-1906-0_8
Published Online: 2022-07-12
Published Print: 2023
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Agrawal, Aakrati
Jain, Pramod Kumar
Ajnar, D. S.
Text and Data Mining valid from 2022-07-12
Version of Record valid from 2022-07-12
Chapter History
First Online: 12 July 2022