Document is current

Any future updates will be listed below

Design of Sample-Hold Circuit with SFDR Over 90 dB for High Speed ADC

Crossref DOI link: https://doi.org/10.1007/978-981-33-4102-9_81

Published Online: 2020-12-17

Published Print: 2021

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark