Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire(nw) Tunnel FET
Crossref DOI link: https://doi.org/10.1007/s00542-017-3642-z
Published Online: 2017-12-04
Published Print: 2019-05
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Biswal, Sudhansu Mohan https://orcid.org/0000-0002-3365-5930
Baral, Biswajit
De, Debashis
Sarkar, A.
Text and Data Mining valid from 2017-12-04
Article History
Received: 9 August 2017
Accepted: 20 November 2017
First Online: 4 December 2017