Power-efficient VLSI realization of decimal convolution algorithms for resource-constrained environments: a design perspective in CMOS and double-gate CMOS technology
Crossref DOI link: https://doi.org/10.1007/s00542-024-05667-2
Published Online: 2024-04-21
Published Print: 2025-02
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Ahmed, Rekib Uddin
Thakur, Harsh Raj
Seenivasan, M. A.
Saha, Prabir
Text and Data Mining valid from 2024-04-21
Version of Record valid from 2024-04-21
Article History
Received: 28 October 2023
Accepted: 31 March 2024
First Online: 21 April 2024
Declarations
:
: The authors declare no competing interests.