Document is current

Any future updates will be listed below

Design and optimization of in-memory half-adder and full-adder circuits using 8T and 8+T SRAM cells for enhanced logic operations

Crossref DOI link: https://doi.org/10.1007/s00542-025-05957-3

Published Online: 2025-09-23

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark