Document is current

Any future updates will be listed below

Design methodology for low-jitter differential clock recovery circuits in high performance ADCs

Crossref DOI link: https://doi.org/10.1007/s10470-016-0870-6

Published Online: 2016-10-03

Published Print: 2016-12

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark