Document is current

Any future updates will be listed below

Design of a delay locked loop with low power and high operating frequency range characteristics in 180-nm CMOS process

Crossref DOI link: https://doi.org/10.1007/s10470-023-02203-6

Published Online: 2023-12-19

Published Print: 2024-01

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark