On the design of a level-crossing ADC with 1-bit DAC and rail-to-rail continuous-time comparator
Crossref DOI link: https://doi.org/10.1007/s10470-025-02344-w
Published Online: 2025-02-08
Published Print: 2025-03
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Shahbazi, Fereshte
Shamsi, Hossein
Text and Data Mining valid from 2025-02-08
Version of Record valid from 2025-02-08
Article History
Received: 25 November 2022
Revised: 21 January 2025
Accepted: 30 January 2025
First Online: 8 February 2025
Declarations
:
: The authors declare no competing interests.