Document is current

Any future updates will be listed below

Design and optimization of 5 × 5 Network on the securing router with integrated SHA-3 & AES core in FPGA for wearable applications

Crossref DOI link: https://doi.org/10.1007/s10791-025-09604-3

Published Online: 2025-09-10

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark