Document is current

Any future updates will be listed below

Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits

Crossref DOI link: https://doi.org/10.1007/s10825-017-1034-3

Published Online: 2017-07-24

Published Print: 2017-09

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark