Document is current

Any future updates will be listed below

Constrained Bayesian optimization using a Lagrange multiplier applied to power transistor design

Crossref DOI link: https://doi.org/10.1007/s10825-025-02356-9

Published Online: 2025-07-21

Published Print: 2025-10

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark