Document is current

Any future updates will be listed below

A delay-constrained optimization framework for low-power VLSI interconnect design using mathematical signal models

Crossref DOI link: https://doi.org/10.1007/s10825-025-02416-0

Published Online: 2025-09-22

Published Print: 2025-12

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark