Design and analysis of carrier reservoir SOA based 2 × 1 MUX with enable input and implementing basic logic gates using MUX at 120 Gb/s
Crossref DOI link: https://doi.org/10.1007/s11082-024-07351-1
Published Online: 2024-09-05
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Agarwal, Vipul
Pareek, Prakash
Gupta, Sumit
Singh, Lokendra
Balaji, Bukya
Dakua, Pratap Kumar
Text and Data Mining valid from 2024-09-05
Version of Record valid from 2024-09-05
Article History
Received: 15 April 2024
Accepted: 6 August 2024
First Online: 5 September 2024
Declarations
:
: The authors declare no competing interests.