Document is current

Any future updates will be listed below

Energy minimization in the STT-RAM-based high-capacity last-level caches

Crossref DOI link: https://doi.org/10.1007/s11227-019-02918-2

Published Online: 2019-06-05

Published Print: 2019-10

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark