Document is current

Any future updates will be listed below

Simultaneous optimization of network-on-chip to improve reliability and reduce average packet latency considering buffer size constraints

Crossref DOI link: https://doi.org/10.1007/s11227-025-07733-6

Published Online: 2025-08-21

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark