Document is current

Any future updates will be listed below

Architecture-circuit-technology co-optimization for resistive random access memory-based computation-in-memory chips

Crossref DOI link: https://doi.org/10.1007/s11432-023-3785-8

Published Online: 2023-09-18

Published Print: 2023-11

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark