Document is current

Any future updates will be listed below

FPGA-based hardware accelerator designed for convolutional residual spiking neural networks

Crossref DOI link: https://doi.org/10.1007/s11432-025-4686-2

Published Online: 2026-01-22

Published Print: 2026-03

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark