Crossmark

Performance verification and latency time evaluation of hardware image processing module for appearance inspection systems using FPGA

Published Online: 2024-01-10

Published Print: 2024-02

Authors

Hoshino, Yukinobu

Shimasaki, Masahiro

Rathnayake, Namal

Dang, Tuan Linh
License Information

Text and Data Mining valid from 2024-01-10

Version of Record valid from 2024-01-10
More Information

Article History

Received: 9 July 2023

Accepted: 26 November 2023

First Online: 10 January 2024

Declarations

:

: Not applicable.

: Not applicable.

: Not applicable.

: Not applicable.

: All system code is under our control and can be reused at any time. It is not published on an external server.

Document is current