Effects of Dummy Thermal Vias on Interconnect Delay and Power Dissipation of Very Large Scale Integration Circuits
Crossref DOI link: https://doi.org/10.1007/s11859-018-1345-7
Published Online: 2018-11-14
Published Print: 2018-10
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Xu, Peng
Pan, Zhongliang
Text and Data Mining valid from 2018-10-01
Article History
Received: 9 March 2017
First Online: 14 November 2018