Crossmark

Low-Power, High-Throughput FPGA Implementation of Pipelined AES with Real-Time Performance and Scalability Analysis

Published Online: 2026-04-19

Authors

Vignesh, S.

Tripathi, Abhishek N. https://orcid.org/0000-0003-2048-7453
Chaudhari, Sagar

S, Chandru

Padhy, Jagana Bihari
License Information

Text and Data Mining valid from 2026-04-19

Version of Record valid from 2026-04-19
More Information

Article History

Received: 28 September 2025

Accepted: 1 April 2026

First Online: 19 April 2026

Declarations

:

: The authors declare that they have no conflict of interest.

Document is current