Document is current

Any future updates will be listed below

First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES

Crossref DOI link: https://doi.org/10.1007/s13389-025-00388-2

Published Online: 2026-01-04

Published Print: 2026-04

Update policy: https://doi.org/10.1007/springer_crossmark_policy

About CrossMark