28 nm FD-SOI SRAM Design Using Read Stable Bit Cell Architecture
Crossref DOI link: https://doi.org/10.1007/978-981-10-7191-1_18
Published Online: 2017-11-28
Published Print: 2018
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Lourts Deepak, A.
Gandotra, Mrinal
Yadav, Shailja
Gandhi, Himani
Umadevi, S.
License valid from 2017-11-28
Text and Data Mining valid from 2017-11-28
Chapter History
First Online: 28 November 2017