Adaptive equalizer with a controller of a minimally admissible differential voltage of the output signal and pseudodifferential cascode output buffer for the 10-Gb/s transmitter according to the 65-nm CMOS technology
Crossref DOI link: https://doi.org/10.1134/S1063739715050066
Published Online: 2015-11-04
Published Print: 2015-11
Update policy: https://doi.org/10.1007/springer_crossmark_policy
Larionov, A. V.
Text and Data Mining valid from 2015-11-01
Version of Record valid from 2015-11-01
Article History
Received: 18 December 2014
First Online: 4 November 2015