Document is current

Any future updates will be listed below

High Speed Parallel SAD Architecture Implementation on FPGA for HEVC encoder

Crossref DOI link: https://doi.org/10.35940/ijeat.F8380.088619

Published Online: 2019-08-30

Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy

About CrossMark