Document is current

Any future updates will be listed below

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

Crossref DOI link: https://doi.org/10.35940/ijitee.D2106.029420

Published Online: 2020-02-28

Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy

About CrossMark