Document is current

Any future updates will be listed below

Design of Low Power and High-Speed Cmos D Flipflop using Supply Voltage Level (SVL) Methods

Crossref DOI link: https://doi.org/10.35940/ijitee.E9850.0411522

Published Online: 2022-04-30

Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy

About CrossMark