Document is current

Any future updates will be listed below

Low Power 32-Bit Floating Point Adder/Subtractor Design using 50nm CMOS VLSI Technology

Crossref DOI link: https://doi.org/10.35940/ijitee.J8788.0881019

Published Online: 2019-08-30

Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy

About CrossMark