Document is current

Any future updates will be listed below

FPGA Implementation of Polar Codes for Low Complexity Decoder for High Speed Applications

Crossref DOI link: https://doi.org/10.35940/ijitee.K2535.0981119

Published Online: 2019-09-30

Update policy: https://doi.org/10.35940/beiesp.crossmarkpolicy

About CrossMark